

Sir:

Transmitted herewith for filing is the Patent Application of:

Inventor: SHAU-TAIEN SHUE AND SYUN-MING JANG

A NOVEL PLANARIZATION METHOD OF COPPER DAMASCENE

Enclosed are:

- ☒ 7 sheets of formal drawing(s).
☒ An assignment of the invention to Taiwan Semiconductor Manufacturing Company
☐ An associate power of attorney

The filing fee has been calculated as shown below:

	(Col. 1)	(Col. 2)	OTHER THAN A SMALL ENTITY	
FOR:	NO. FILED	NO. EXTRA	RATE	FEE
BASIC FEE				\$ 790.
TOTAL CLAIMS	12 -20=	0	x 22 =	\$ 0.
INDEP CLAIMS	2 -3=	0	x 82 =	\$ 0.
MULTIPLE DEPENDENT CLAIM PRESENTED			+ 260 =	
			SUB TOTAL	\$ 790.
			ASSIGNMENT	\$40.
			TOTAL	\$ 830.

- ☒ Please charge my Deposit Account No. 19-0033 in the amount of \$ 830. A duplicate copy of this sheet is enclosed.
- ☒ The Commissioner is hereby authorized to charge payment of the following fees associated with this communication or credit any overpayment to Deposit Account No. 19-0033. A duplicate copy of this sheet is enclosed.
- ☒ Any additional filing fees required under 37 CFR \$1.16.
- ☒ Any patent application processing fees under 37 CFR \$1.17.

Respectfully submitted,

STEPHEN B. ACKERMAN, REG. NO. 37,761

A NOVEL PLANARIZATION METHOD OF COPPER DAMASCENE

BACKGROUND OF THE INVENTION

1. Field of the Invention

The invention relates to methods of fabricating copper damascene wiring on a semiconductor wafer, and more particularly to methods of planarizing, without dishing, damascene copper and similar metals.

2. Description of the Related Art

Copper damascene wiring is one of the most promising technologies to reduce the RC delay as well as to perform the shrinkage of interconnect structures. Metal filling not only submicron trenches but submicron holes is the key for damascene wiring. To realize the Cu-damascene wiring, new technologies with excellent step coverage such as metal-organic chemical vapor deposition (MOCVD) and electroplating deposition have been studied. After Cu deposition, the task of the polishing process is to remove only the top of the surfaces and not to encroach on the trench of a patterned sample.

There are several problems which have to be solved before the method of damascening can be widely used. FIG.'s 1a-c

illustrate typical problems for planarizing damascene using chemical mechanical planarization (CMP) techniques: there is 1) metal remaining on the larger open area(s) and 2) dishing in the wide field regions of the patterns.

Prior art FIG. 1a shows a cross-section of dual damascene trenches 12, 13, 14, and 15 formed in a silicon oxide (SiO_2) 10 on a silicon semiconductor substrate. A conformal barrier metal layer 16 is deposited on top of the thus patterned silicon oxide. Layer 16 stops contamination of the SiO_2 by copper 18, or other metal, which is next deposited over the barrier metal layer, filling the trenches. It can be seen that the surface of the copper damascene is quite uneven as the copper fills the trenches. FIG. 1b shows the silhouette of the copper during CMP. In area 11 (plateau) without trenches the copper is higher than in areas with trenches. The result of further planarization is shown in FIG. 1c. On the plateau there is still copper residue, while the planarization has resulted in dishing of the copper in the trenches. In fact the surface has not been "planarized" as intended.

U.S. Patent 5,602,423 (Jain) shows a damascene process using CMP and electroplating which uses an embedded pillar to prevent damage (e.g. dishing, smearing, overetching). However, this reference differs from the proposed invention.

U.S. Patent 5,567,300 (Datta et al.) describes a high speed electrochemical metal removal technique for planarization of multilayer copper interconnections in thin film modules.

U.S. Patent 5,494,857 (Cooperman et al.) presents a shallow trench isolation planarization method using an etch back process with a reverse tone filler mask and an oxide block in the depressions above the trenches and CMP process.

U.S. Patent 5,346,584 (Nasr et al.) discloses a shallow trench isolation planarization method using an etch back process with a reverse tone filler mask and an oxide filler in the depressions above the trenches and CMP process.

Other patents bear on the forming of copper damascene but do not appear to bear directly on the proposed invention. U.S. Patent 5,693,563 (Teong) shows a method of forming an etch stop for a copper damascene process with CMP.

U.S. Patent 4,954,459 (Avanzino et al.) shows a planarization technique using a reverse mask and etch back only technique.

TSMC97-542/TSMC98-021

U.S. Patent 4,789,648 (Chow et al.) shows a method for forming metal interconnects that uses CMP of metal (W or Al alloys).

U.S. Patent 4,702,492 (Chow et al.) discloses a method for producing coplanar multi-level metal/insulator films on a substrate and for forming patterned conductive lines simultaneously with stud vias.

C.Y. Chang, S.M. Sze, in *ULSI Technology*, by The McGraw-Hill Company, Inc. copyright 1997, pp. 444-445 discusses damascene and dual damascene techniques.

SUMMARY OF THE INVENTION

It is an object of the present invention to provide a method to reduce the CMP generated non-uniformity of the wafer surface, the dishing of the copper damascene lines and pads, and the erosion of the silicon oxide layer.

Another object of the present invention is to reduce the time for copper polishing in CMP.

A further object of the present invention is to reduce metal line erosion and to improve metal continuity.

It is yet another object of the present invention to improve the subsequent photo processing by providing a global planar surface.

These objects have been achieved by patterning on the copper damascene a photoresist using a reverse tone photo mask or a reverse tone photo mask of the metal lines, removing excess copper by reverse current plating or dry or wet chemical etching, stripping the photo resist, and the chemical mechanical planarization of the copper damascene. In one embodiment a more relaxed reverse tone photo mask of the metal lines is used, which may be more desirable for practical use.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG.'s 1a-c, labeled "prior art" are a series of cross-sectional views showing a method of planarizing copper damascene.

FIG.'s 2a-h are a series of cross-sectional views showing one method of the invention of planarizing copper damascene.

FIG.'s 3a-g are a series of cross-sectional views showing another method of the invention of planarizing copper damascene.

FIG.'s 4a-d are a series of cross-sectional views showing a variation of the method depicted in FIG.'s 3a-g.

DESCRIPTION OF THE PREFERRED EMBODIMENT

Damascene is becoming important for future interconnection of devices on silicon semiconductor substrates. One major problem associated with the formation of damascenes is chemical mechanical planarization (CMP). During CMP the complete removal of metal film on silicon oxide (SiO_2) is difficult. Although copper (Cu) or aluminum (Al) on silicon oxide can be cleared out by overpolishing, dishing appears. Moreover, erosion of dense metal lines may occur as well. Thus, in this invention, a reverse tone photo mask is proposed which allows the removal of the redundant Cu or Al from the silicon oxide. When the Cu or Al on the silicon oxide is etched off, the margin of the CMP process becomes improved because overpolish is not critical.

Referring now to FIG. 2, a preferred method of forming and planarizing copper damascene is described. The cross-section of FIG. 2a demonstrates, by way of example, the forming of dual damascene trenches 12, 13, 14, and 15 in a silicon oxide (SiO_2) layer 10 on a silicon semiconductor substrate (not shown). This is followed by depositing a conformal barrier metal layer 16 on top of the thus patterned silicon oxide to avoid contamination of

the SiO_2 layer by the migration of copper into SiO_2 . In FIG. 2b, a seed layer 17 is deposited on top of the barrier metal layer 16. The seed layer is a nucleation layer, comprised of metals such as chromium, titanium, copper, aluminum, or gold which causes metals such as copper to adhere more readily to the barrier layer. In FIG. 2c copper 18 or other such suitable metal is electroplated on top of the seed layer by means of forward current electroplating sufficient to more than fill the trenches. The seed layer is not shown in this and subsequent FIG.'s because it is now considered part of the copper layer. The next step is FIG. 2d, where photoresist is applied and a reverse tone photoresist mask 19 is formed over the copper layer.

In FIG. 2e subsequent electroplating by reverse current etches away the copper layer 18 and barrier metal layer 16 from areas like area 20 not covered by photoresist. The areas not covered by photoresist are larger areas of the silicon wafer devoid of metal lines (trenches). Since the etching is isotropic it must be assured that there is a sufficient margin of copper 18 between area 20 and the adjacent trench, here trench 12.


Electroplating of copper or other metals occurs by connecting a first and second metal electrode to the minus and plus side of a voltage source such a battery, respectively. The electrode connected to the minus side is called the cathode and

the electrode connected to the plus side is called the anode. Placing both electrodes into a cell with an electrolyte causes electric current to flow from the anode to the cathode. The amount of current flowing is given by Ohm's law:

$$I = E/R$$


where I is the current in amperes, E is the electric potential between the two electrodes in volts, and R is the resistance of the electrolyte in ohms.

When the anode is copper, copper ions flow from the anode to the cathode and are deposited there according to the equation:



This is the plating process.

If a wafer is attached to the cathode, copper will be deposited on the wafer as a function of the current flowing. When the polarity of the voltage source is reversed then copper will be removed from the wafer and will be redeposited on the copper electrode according to the equation:



This is the plating process by reverse current or etching.

- forward current 9.0 Amp for 200 mm wafers
 5.1 Amp for 150 mm wafers

forward off 5 ms

- reverse current 4.8 Amp for 200 mm wafers
 2.7 Amp for 150 mm wafers

```
reverse off      5 ms
```

- In the next step, FIG. 2f, the photoresist is stripped away, exposing the electroplated copper 18. The copper dual damascene 18 and barrier metal layer 16 are next planarized by CMP. FIG. 2g shows the copper partially removed by CMP and FIG. 2h shows the copper dual damascene 18 and metal barrier layer 16 after completion of CMP where the copper dual damascene 18 is completely coplanar with the upper surface and without any dishing in the trenches 12, 13, 14, and 15. In a last step (not shown) the copper dual damascene is sealed with a cap layer, such as nitride or oxynitride. The copper layer 18 can be replaced by

a layer of metal from the group comprising gold, aluminum, tungsten, titanium, or silver.

Next is described another preferred method of forming and planarizing copper damascene. The cross-section of FIG. 3a demonstrates, by way of example, the forming of damascene trenches 32, 33, 34, and 35 in a silicon oxide (SiO_2) layer 10 on a silicon semiconductor substrate (not shown). This is followed by depositing a conformal barrier metal layer 16 on top of the thus patterned silicon oxide layer 10 to avoid contamination of the SiO_2 layer by the migration of copper into SiO_2 . In FIG. 3b a copper layer 18 or other such suitable metal is deposited on top of the barrier metal layer 16 by means such as plating or chemical vapor deposition (CVD), filling the damascene trenches.

Now referring to FIG. 3c, the photoresist is applied and a reverse tone photoresist mask 39 is formed. Note that the same numbers in FIG. 2 and FIG. 3 identify the same component. As shown in FIG. 3c, there is no photoresist between trenches 32, 33, 34, and 35, because the reverse tone photo mask of the metal lines is used which by definition covers only those parts of the copper layer that are in the trenches. Next, see FIG. 3d, follows etching the copper layer 18 and barrier metal layer 16 from areas not covered by the reverse tone photoresist mask. Etching can be achieved using a dry anisotropic etch typically

with chlorine (Cl_2) as the etchant or using a wet isotropic etch typically with nitric acid (HNO_3) as an etchant. Note that copper has been etched away from areas 20, 21, 22, and 23. In FIG. 3e the photoresist has been stripped exposing the deposited copper 18 underneath. The copper damascene 18 and barrier metal layer 16 are next planarized by CMP. FIG. 3f shows the copper partially removed during CMP and FIG. 3g shows the copper damascene 18 and metal barrier layer 16 after completion of CMP where the copper damascene 18 is completely coplanar with the upper surface and without any dishing in trenches 32, 33, 34, and 35. A last step (not shown) is the sealing of the copper damascene with a cap layer, such as nitride or oxynitride. The copper layer 18 can be replaced by a layer of metal from the group comprising gold, aluminum, tungsten, titanium, or silver.

Another preferred method, and a modification to the method illustrated in FIG.'s 3a-g, is shown in FIG.'s 4a-d. The steps represented by FIG.'s 3a and 3b are the same for this method and precede the steps represented by FIG. 4a-d. It may be more practical, simpler and cheaper to provide a relaxed tone photoresist mask of metal lines. "Relaxed" is here defined as a photoresist mask where spaces between the trenches 21, 22, and 23 of FIG. 3d are covered if the trenches are separated by less than a critical distance. The critical distance ranges from $0.05\mu\text{m}$ to $0.2\mu\text{m}$. In those areas containing trenches and pads the copper

layer 18, therefore, would not be etched away. FIG. 4a shows a relaxed tone photoresist mask 49 as compared to the "not relaxed" tone photoresist mask 39 of FIG. 3c. Next, see FIG. 4b, follows etching of the copper layer 18 and barrier metal layer 16 from area 20 not covered by photoresist 49. In FIG. 4c photoresist has been stripped away by chemical means, exposing copper layer 18. Note that the copper is one continuous layer from trench 32 to 35. FIG. 4d shows the copper partially removed during CMP. Since there is little copper on area 20, there is no problem with copper residue being left on area 20 nor silicon oxide 10 erosion after this step. After completion of CMP the top surface is planar as in FIG. 3g.

Advantages of these disclosed methods are:

- Reduced time for copper polishing operation (CMP),
- Reduction of non-uniformity of the wafer surface,
- Reduced dishing for wide metal lines and pads,
- Reduced oxide erosion after damascene CMP process,
- Reduced metal line erosion and improved metal continuity,
- Relieve CMP pattern density sensitivity,
- Improved reliability and subsequent photo processing.

While the invention has been particularly shown and described with reference to the preferred embodiments thereof, it will be understood by those skilled in the art that various

TSMC97-542/TSMC98-021

changes in form and details may be made without departing from the spirit and scope of the invention.

What is claimed is:

1. A method of forming and planarizing copper layer,
comprising the steps of:

providing a substrate;

forming dual damascene trenches in said substrate;

5 depositing a barrier metal layer on said substrate and in
said dual damascene trenches;

depositing a seed layer on top of said barrier metal layer;

electroplating a copper layer on top of said seed layer by
means of forward current electroplating;

10 forming a reverse tone photoresist mask;

removing that part of said copper layer not covered by said
reverse tone photoresist mask by means of reverse current
electroplating;

stripping of said photoresist;

15 planarizing by chemical mechanical polishing (CMP) said now
exposed copper layer and barrier metal layer; and

sealing said copper layer with a cap layer.

2. The method of claim 1, wherein said dual damascene
20 trenches are patterned into a silicon oxide layer of a silicon
semiconductor wafer.

3. The method of claim 1, wherein removing said copper layer
and said barrier metal layer from areas not covered by
25 photoresist is done through electroplating by reverse current.

4. The method of claim 1, wherein said copper layer can be replaced by metals from the group comprising gold, aluminum, tungsten, titanium, or silver.

5 5. A method of forming and planarizing copper layer, comprising the steps of:

 providing a substrate;

 forming damascene trenches;

 depositing a barrier metal layer on said substrate in said

10 damascene trenches;

 depositing a copper layer on said barrier metal layer,

 filling said damascene trenches;

 forming a reverse tone photoresist mask;

 etching said copper layer and barrier metal layer from areas

15 not covered by said reverse tone photoresist mask;

 stripping of said photoresist;

 planarizing by chemical mechanical polishing (CMP) said now

 exposed copper layer and barrier metal layer; and

 sealing said copper layer with a cap layer.

20

6. The method of claim 5, wherein said substrate is a silicon oxide layer of a silicon semiconductor wafer.

7. The method of claim 5, wherein said copper layer is removed using a dry anisotropic etch with chlorine (Cl_2) as an etchant.

5 8. The method of claim 5, wherein said copper layer is removed using a wet isotropic etch with nitric acid (HNO_3) as an etchant.

10 9. The method of claim 5, wherein said copper layer can be replaced by metal layers from the group comprising gold, aluminum, tungsten, titanium, or silver.

15 10. The method of claim 5, wherein said reverse tone photoresist mask is a photoresist mask covering that part of said copper layer which is in said trench.

20 11. The method of claim 5, wherein said reverse tone photoresist mask also covers spaces between said damascene trenches having a separation of less than a critical distance.

12. The method of claim 11, wherein said critical distance ranges from $0.05 \mu\text{m}$ to $0.2 \mu\text{m}$.

ABSTRACT

Methods are disclosed to improve the planarization of copper damascene by the steps of patterning on the copper damascene a photoresist using a reverse tone photo mask or a reverse tone photo mask of the metal lines, removing excess copper by reverse current plating or by dry or wet chemical etching, stripping the photo resist, and a subsequent chemical mechanical planarization of the copper damascene. Lastly a cap layer is applied to the planarized surface. In a variant of the disclosed method a more relaxed reverse tone photo mask of the metal lines is used, which may be more desirable for practical use. These steps provide benefits such as improved uniformity of the wafer surface, reduce the dishing of metal lines (trenches) and pads, and reduce oxide erosion.

* * * * *




FIG. 1a - Prior Art




FIG. 1b - Prior Art








FIG. 1c - Prior Art

*FIG. 2a**FIG. 2b**FIG. 2c**FIG. 2d*




FIG. 2e




FIG. 2f




FIG. 2g







FIG. 2h

*FIG. 3a**FIG. 3b**FIG. 3c*




FIG. 3d




FIG. 3e




FIG. 3f




FIG. 3g




FIG. 4a




FIG. 4b




FIG. 4c




FIG. 4d

DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION

DOCKET NO. TSMC97-542/98-21

As a below named Inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name;

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled **A Novel Planarization Method Of Copper Damascene**

the specification of which (check one)

X is attached hereto.

was filed on _____

Application Serial No. _____

and was amended on _____
(if applicable)

I hereby state that I have reviewed and understand the contents of the above Identified specification including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to the examination of this application in accordance with Title 37, Code of Federal Regulations, §1.56(a).

I hereby claim foreign priority benefits under Title 35, United States Code §119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Prior Foreign Application(s)

Priority Claimed:

(Number)	(Country)	(Day/Month/Year Filed)

I hereby claim the benefit under Title 35, United States Code §120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, §112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, §1.56(a) which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

(Application Serial No.)	(Filing Date)	(Status) (patented, pending, abandoned)

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith. (list name & registration no.)

GEORGE O. SAILE. (Reg. No. 19,572), STEPHEN B. ACKERMAN (Reg. No. 37,761)

Send Correspondence to: 20 MCINTOSH DRIVE, POUGHKEEPSIE, NEW YORK 12603

Direct telephone Calls to: (name & telephone number) GEORGE O. SAILE NEW YORK 914 452 5863

(S.L. SHUE) SHAU-LIN SHUE 06/11/1998

Full name of sole or first inventor Date
Inventor's signature 06/11/1998

Residence 4F, No. 11, 57 Alley, 271 Lane, Wu-Lin Rd., Hsinchu, Taiwan

Citizenship Republic of China, Taiwan

Post Office Address 9 Creation Rd I, Science Base Industrial Park, Hsinchu, Taiwan

SYUN-MING JANG

DOCKET NO. TSMC97-542/98-021

Full name of **second** inventor

Date

6/11/98

Inventor's signature

Residence

Citizenship

Post Office Address

Full name of **third** inventor

Date

Inventor's signature

Residence

Citizenship

Post Office Address

Full name of **fourth** inventor

Date

Inventor's signature

Residence

Citizenship

Post Office Address

Full name of **fifth** inventor

Date

Inventor's signature

Residence

Citizenship

Post Office Address

Full name of **sixth** inventor

Date

Inventor's signature

Residence

Citizenship

Post Office Address

365250-3609150